MICROCHIP

24AA52/24LCS52

## 2K 2.2V I^{2}C™ Serial EEPROM with Software Write-Protect

Features:

• Single supply with operation down to 1.8V
• Low-power CMOS technology:
  - 1 mA active current, typical
  - 1 µA standby current, typical (I-temp)
• Organized as 1 block of 256 bytes (256 x 8)
• Software write protection for lower 128 bytes
• Hardware write protection for entire array
• 2-wire serial interface bus, I^{2}C™ compatible
• Schmitt Trigger inputs for noise suppression
• Output slope control to eliminate ground bounce
• 100 kHz (24AA52) and 400 kHz (24LCS52) compatibility
• Self-timed write cycle (including auto-erase)
• Page write buffer for up to 16 bytes
• ESD protection > 4,000V
• 1,000,000 erase/write cycles
• Data retention > 200 years
• 8-lead PDIP, SOIC, TSSOP, MSOP and DFN packages
• Pb-free finishes available
• Available for extended temperature ranges:
  - Industrial (I): -40°C to +85°C

Device Selection Table

Part Number	Vcc Range	Max Clock Frequency	Temp Ranges
24AA52	1.8-5.5	400 kHz$^{(1)}$	I
24LCS52	2.2-5.5	400 kHz	I

Note 1: 100 kHz for Vcc <2.2V

Package Types

PDIP/SOIC/TSSOP/MSOP/DFN

```
A0  [1      8]  Vcc
A1  [2      7]  WP
A2  [3      6]  SCL
Vss [4      5]  SDA
```

```
A0  [1 •    8]  Vcc
A1  [2      7]  WP
A2  [3      6]  SCL
Vss [4      5]  SDA
```

### Description:

The Microchip Technology Inc. 24AA52/24LCS52 (24XXX52*) is a 2 Kbit Electrically Erasable PROM capable of operation across a broad voltage range (1.8V to 5.5V). This device has a software write-protect feature for the lower half of the array, as well as an external pin that can be used to write-protect the entire array. The software write-protect feature is enabled by sending the device a special command. Once this feature has been enabled, it cannot be reversed. In addition to the software protect feature, there is a WP pin that can be used to write-protect the entire array, regardless of whether the software write-protect register has been written or not. This allows the system designer to protect none, half, or all of the array, depending on the application. The device is organized as one block of 256 x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only 1 µA and 1 mA, respectively. The 24XXX52 also has a page write capability for up to 16 bytes of data. The 24XXX52 is available in the standard 8-pin PDIP, surface mount SOIC, TSSOP, MSOP and DFN packages.

Block Diagram

*24XXX52 is used in this document as a generic part number for the 24AA52/24LCS52 devices.

24AA52/24LCS52

1.0   ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

V_{CC}..6.5V

All inputs and outputs w.r.t. V_{SS} .... -0.3V to V_{CC} +1.0V

Storage temperature ....-65°C to +150°C

Ambient temperature with power applied..-40°C to +125°C

ESD protection on all pins ....≥ 4 kV

> **† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TABLE 1-1:   DC SPECIFICATIONS

DC CHARACTERISTICS			V_{CC} = +1.8V to +5.5V Industrial (I): T_A = -40°C to +85°C				
Param. No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
D1	V_{IH}	A0, A1, A2, SCL, SDA and WP pins	—	—	—	—	—
D2	—	High-level input voltage	0.7 V_{CC}	—	—	V	—
D3	V_{IL}	Low-level input voltage	—	—	0.3 V_{CC}	V	0.2 V_{CC} for V_{CC} < 2.5V
D4	V_{HYS}	Hysteresis of Schmitt Trigger inputs	0.05 V_{CC}	—	—	V	**(Note)**
D5	V_{OL}	Low-level output voltage	—	—	0.40	V	I_{OL} = 3.0 mA, V_{CC} = 2.5V
D6	I_{LI}	Input leakage current	—	—	±1	µA	V_{IN} = V_{SS} or V_{CC}
D7	I_{LO}	Output leakage current	—	—	±1	µA	V_{OUT} = V_{SS} or V_{CC}
D8	C_{IN}, C_{OUT}	Pin capacitance (all inputs/outputs)	—	—	10	pF	V_{CC} = 5.0V **(Note)** T_A = 25°C, F_{CLK} = 1 MHz
D9	I_{CC} write	Operating current	—	1.0	3.0	mA	V_{CC} = 5.5V, SCL = 400 kHz
D10	I_{CC} read		—	0.20	1.0	mA	—
D11	I_{CCS}	Standby current	—	0.36	1.0	µA	Industrial SDA = SCL = V_{CC} A0, A1, A2, WP = V_{SS}
			—	—	—		

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2:   AC SPECIFICATIONS

AC CHARACTERISTICS			V_{CC} = +1.8V to +5.5V Industrial (I): T_A = -40°C to +85°C				
Param. No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
1	F_{CLK}	Clock frequency	— —	— —	400 100	kHz	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
2	T_{HIGH}	Clock high time	600 4000	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
3	T_{LOW}	Clock low time	1300 4700	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
4	T_R	SDA and SCL rise time **(Note 1)**	— —	— —	300 1000	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
5	T_F	SDA and SCL fall time	— —	— —	300 	ns	**(Note 1)**
6	$T_{HD:STA}$	Start condition hold time	600 4000	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
7	$T_{SU:STA}$	Start condition setup time	600 4700	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
8	$T_{HD:DAT}$	Data input hold time	0	— —	— —	ns	**(Note 2)**
9	$T_{SU:DAT}$	Data input setup time	100 250	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
10	$T_{SU:STO}$	Stop condition setup time	600 4000	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
11	T_{AA}	Output valid from clock **(Note 2)**	— —	— —	900 3500	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
12	T_{BUF}	Bus free time: Time the bus must be free before a new transmission can start	1300 4700	— —	— —	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
13	T_{OF}	Output fall time from V_{IH} minimum to V_{IL} maximum	20 + 0.1 C_B —	— —	250 250	ns	2.2V ≤ V_{CC} ≤ 5.5V 1.8V ≤ V_{CC} < 2.5V (24AA52)
14	T_{SP}	Input filter spike suppression (SDA and SCL pins)	—	—	50	ns	**(Note 1 and Note 3)**
15	T_{WC}	Write cycle time (byte or page)	—	—	5	ms	—
16	—	Endurance	1M	—	—	cycles	25°C, V_{CC} = 5.0V, Block mode **(Note 4)**

Note 1: Not 100% tested. C_B = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a T_I specification for standard operation.

4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.microchip.com.

# 24AA52/24LCS52

FIGURE 1-1:   **BUS TIMING DATA**

FIGURE 1-2:   **BUS TIMING START/STOP**

2.0   FUNCTIONAL DESCRIPTION

The 24XXX52 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, and a device receiving data, as a receiver. The bus has to be controlled by a master device, which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XXX52 works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

3.0   BUS CHARACTERISTICS

The following **bus protocol** has been defined:

*   Data transfer may be initiated only when the bus is not busy.
*   During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 3-1).

3.1   Bus Not Busy (A)

Both data and clock lines remain high.

3.2   Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

3.3   Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

3.4   Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between the Start and Stop conditions is determined by the master device and is, theoretically, unlimited; although only the last sixteen will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first-in, first-out (FIFO) fashion.

3.5   Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this Acknowledge bit.

> **Note:** The 24XXX52 does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end-of-data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XXX52) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 3-1:   DATA TRANSFER SEQUENCE ON THE SERIAL BUS

24AA52/24LCS52

3.6 Device Addressing

A control byte is the first byte received following the Start condition from the master device. The first part of the control byte consists of a 4-bit control code which is set to '1010' for normal read and write operations and '0110' for writing to the write-protect register. The control byte is followed by three Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XXX52 devices on the same bus and are used to determine which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. The device will not acknowledge if you attempt a Read command with the control code set to '0110'.

The eighth bit of slave address determines if the master device wants to read or write to the 24XXX52 (Figure 3-2). When set to a one, a read operation is selected. When set to a zero, a write operation is selected.

Operation	Control Code	Chip Select	R/$\overline{W}$
Read	1010	A2 A1 A0	1
Write	1010	A2 A1 A0	0
Set Write-Protect Register	0110	A2 A1 A0	0

FIGURE 3-2: **CONTROL BYTE ALLOCATION**

4.0 WRITE OPERATIONS

4.1 Byte Write

Following the Start signal from the master, the device code (4 bits), the Chip Select bits (3 bits) and the R/$\overline{W}$ bit, which is a logic low, are placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow, once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the Address Pointer of the 24XXX52.

After receiving another Acknowledge signal from the 24XXX52, the master device will transmit the data word to be written into the addressed memory location. The 24XXX52 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle, which means that during this time, the 24XXX52 will not generate Acknowledge signals (Figure 4-1). If an attempt is made to write to the array when the software or hardware write protection has been enabled, the device will acknowledge the command, but no data will be written. The write cycle time must be observed even if the write protection is enabled.

4.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XXX52 in the same way as in a byte write. Instead of generating a Stop condition, the master transmits up to 15 additional data bytes to the 24XXX52, which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a Stop condition. Upon receipt of each word, the four lower order Address Pointer bits are internally incremented by one. The higher order four bits of the word address remain constant. If the master should transmit more than 16 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 4-2). If an attempt is made to write to the array when the hardware write protection has been enabled, the device will acknowledge the command, but no data will be written. The write cycle time must be observed even if the write protection is enabled.

> **Note:** Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size – 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

FIGURE 4-1: **BYTE WRITE**

FIGURE 4-2: **PAGE WRITE**

## 5.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command (R/$\overline{W}$ = 0). If the device is still busy with the write cycle, then no ACK will be returned. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 5-1 for flow diagram.

FIGURE 5-1: **ACKNOWLEDGE POLLING FLOW**

6.0 WRITE PROTECTION

The 24XXX52 has a software write-protect feature that allows the lower half of the array (addresses 00h-7Fh) to be permanently write-protected, as well as a WP pin that can be used to protect the entire array.

6.1 Software Write-Protect

The software write-protect feature is invoked by writing to the write-protect register. This is done by sending a command similar to a normal Write command. As shown in Figure 6-1, the write-protect register is written by sending a Write command with the slave address set to '0110' instead of '1010' and the address bits and data bits are "don't cares." Once the software write-protect register has been written, the device will not acknowledge the '0110' control byte.

**FIGURE 6-1: SETTING WRITE-PROTECT REGISTER**

6.2 Resetting the Software Write-Protect Fuse

It is possible to reset the software write-protect feature on the 24XXX52. This is done by sending a command similar to setting the software write-protect command, except the command is sent before the regular control byte and is '1001'. The full command will be shown in Figure 6-2. In order for the command to work, a voltage of Vcc + 5.5V must be applied to the WP pin and must be sustained for 1µS before the command is given. The customer should also allow for a 5 ms delay after the Stop bit for TWC.

24AA52/24LCS52

FIGURE 6-2: **RESETTING WRITE-PROTECT FUSE (RWPF)**

Note: Clock = 100 kHz, V_{DD} = 1.8V to 5.5V

6.3 Hardware Write-Protect

The WP pin can be tied to V_{CC} or V_{SS}. If tied to V_{CC}, the entire array will be write-protected, regardless of whether the software write-protect register has been written or not. If the WP pin is set to V_{CC}, it will prevent the software write-protect register from being written. If the WP is tied to V_{SS}, write protection is determined by the status of the software write-protect register for addresses 00h-7Fh. Addresses 80h-FFh are solely protected by the WP pin level.

7.0   READ OPERATION

Read operations are initiated in the same way as write operations, with the exception that the R/$\overline{W}$ bit of the slave address is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

7.1   Current Address Read

The 24XXX52 contains an address counter that maintains the address of the last word accessed, internally incremented by '1'. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n+1. Upon receipt of the slave address with R/$\overline{W}$ bit set to '1', the 24XXX52 issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XXX52 discontinues transmission (Figure 7-1).

7.2   Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24XXX52 as part of a write operation. Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the R/$\overline{W}$ bit set to a '1'. The 24XXX52 then issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XXX52 discontinues transmission (Figure 7-2).

7.3   Sequential Read

Sequential reads are initiated in the same way as a random read, with the exception that after the 24XXX52 transmits the first data byte, the master issues an acknowledge, as opposed to a Stop condition in a random read. This directs the 24XXX52 to transmit the next sequentially addressed 8-bit word (Figure 7-3).

To provide sequential reads, the 24XXX52 contains an internal Address Pointer, which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation.

## 7.4   Contiguous Addressing Across Multiple Devices

The Chip Select bits (A2, A1, A0) can be used to expand the contiguous address space for up to 16K bits by adding up to eight 24XXX52 devices on the same bus. In this case, software can use A0 of the control byte as address bit A8; A1 as address bit A9, and A2 as address bit A10. It is not possible to sequentially read across device boundaries.

7.5   Noise Protection and Brown-Out

The 24XXX52 employs a V$_{CC}$ threshold detector circuit which disables the internal erase/write logic if the V$_{CC}$ is below 1.5V at nominal conditions.

The SCL and SDA inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation, even on a noisy bus.

**FIGURE 7-1:   CURRENT ADDRESS READ**

24AA52/24LCS52

FIGURE 7-2: **RANDOM READ**

FIGURE 7-3: **SEQUENTIAL READ**

8.0   PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 8-1.

TABLE 8-1:   PIN FUNCTION TABLE

Symbol	PDIP	SOIC	TSSOP	MSOP	DFN	Description
A0	1	1	1	1	1	Chip Address Input
A1	2	2	2	2	2	Chip Address Input
A2	3	3	3	3	3	Chip Address Input
Vss	4	4	4	4	4	Ground
SDA	5	5	5	5	5	Serial Address/Data I/O
SCL	6	6	6	6	6	Serial Clock
WP	7	7	7	7	7	Write-Protect Input
Vcc	8	8	8	8	8	+1.8V to 5.5V Power Supply

8.1   A0, A1, A2

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24XXX52 devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vss or Vcc.

8.2   Serial Address/Data Input/Output (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal. Therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 kΩ for 100 kHz, 2 kΩ for 400 kHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

8.3   Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

8.4   Write-Protect (WP)

This is the hardware write-protect pin. It can be tied to Vcc or Vss. If tied to Vcc, the hardware write protection is enabled. If the WP pin is tied to Vss, the hardware write protection is disabled.

24AA52/24LCS52

## 9.0   PACKAGING INFORMATION

### 9.1   Package Marking Information

8-Lead PDIP (300 mil)

```
XXXXXXXX
TXXXXNNN
 ○  🕊 YYWW
```

Example:

```
24AA52
I/P(e3)3EC
 ○  🕊 0510
```

8-Lead SOIC (150 mil)

```
XXXXXXXT
XXXXYYWW
 ○  🕊 NNN
```

Example:

```
24LCS52I
SN(e3)0510
 ○  🕊 3EC
```

8-Lead TSSOP

```
    ○   XXXX
          TYWW
     🕊    NNN
```

Example:

```
    ○   S52
          I510
     🕊    3EC
```

8-Lead MSOP

```
   XXXXXT
   YWWNNN
 ○  🕊
```

Example:

```
   4S52I
   5103EC
 ○  🕊
```

8-Lead 2x3 DFN

```
 XXX
 YWW
 NN
 ●
```

Example:

```
 2M4
 510
 3E
 ●
```

Part Number	1st Line Marking Codes		
	TSSOP	MSOP	DFN
24AA52	A52	4A52I	2M1
24LCS52	S52	4S52I	2M4

Legend:	XX...X	Part number or part number code
	T	Temperature (I, E)
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator (e3) , the marking will only appear on the outer carton or reel label.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

*Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

	Units	INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	p		.100			2.54	
Top to Seating Plane	A	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	c	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	B	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter
§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010" (0.254mm) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-018

8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)

	Units	INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	p		.050			1.27	
Overall Height	A	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	c	.008	.009	.010	0.20	0.23	0.25
Lead Width	B	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter
§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057

24AA52/24LCS52

## 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)

	Units	INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	p		.026			0.65	
Overall Height	A			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	E	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.114	.118	.122	2.90	3.00	3.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	c	.004	.006	.008	0.09	0.15	0.20
Lead Width	B	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter
§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.
JEDEC Equivalent: MO-153
Drawing No. C04-086

8-Lead Plastic Micro Small Outline Package (MS) (MSOP)

|	Units	INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	p		.026 BSC			0.65 BSC	
Overall Height	A	-	-	.043	-	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	-	.006	0.00	-	0.15
Overall Width	E		.193 TYP.			4.90 BSC	
Molded Package Width	E1		.118 BSC			3.00 BSC	
Overall Length	D		.118 BSC			3.00 BSC	
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF			0.95 REF	
Foot Angle	φ	0°	-	8°	0°	-	8°
Lead Thickness	c	.003	.006	.009	0.08	-	0.23
Lead Width	B	.009	.012	.016	0.22	-	0.40
Mold Draft Angle Top	α	5°	-	15°	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

8-Lead Plastic Dual Flat No Lead Package (MC) 2x3x0.9 mm Body (DFN) – Saw Singulated

TOP VIEW

DETAIL
ALTERNATE
CONTACT
CONFIGURATION

BOTTOM VIEW

EXPOSED
METAL
PAD
(**NOTE 2**)

PIN 1
ID INDEX
AREA
(**NOTE 1**)

EXPOSED
TIE BAR
(**NOTE 3**)

		Units	INCHES			MILLIMETERS*		
Dimension Limits			MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins		n		8			8	
Pitch		e		.020 BSC			0.50 BSC	
Overall Height		A	.031	.035	.039	0.80	0.90	1.00
Standoff		A1	.000	.001	.002	0.00	0.02	0.05
Contact Thickness		A3		.008 REF.			0.20 REF.	
Overall Length		D		.079 BSC			2.00 BSC	
Overall Width		E		.118 BSC			3.00 BSC	
Exposed Pad Length		D2	.051	–	.069	1.30**	–	1.75
Exposed Pad Width		E2	.059	–	.075	1.50**	–	1.90
Contact Length §		L	.012	.016	.020	0.30	0.40	0.50
Contact-to-Exposed Pad	§	K	.008	–	–	0.20	–	–
Contact Width		b	.008	.010	.012	0.20	0.25	0.30

* Controlling Parameter

** Not within JEDEC parameters

§ Significant Characteristic

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exposed pad may vary according to die attach paddle size.

3. Package may have one or more exposed tie bars at ends.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.
    See ASME Y14.5M

JEDEC Equivalent MO-229 VCED-2

DWG No. C04-123

Revised 09-12-05

APPENDIX A: REVISION HISTORY

Revision G

Added 2.2V to document; Revised Features section to include Standard and Pb-free finishes.
Corrections to Section 1.0, Electrical Characteristics; Product ID System, added lead finish info.

Revision H

Added Reset Software Write-Protect feature.
Added 2x3 DFN package option.

Revision J

Revised Sections 6.3 and 8.4. Revised DFN Package Drawing.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

• **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software

• **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing

• **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

• Distributor or Representative
• Local Sales Office
• Field Application Engineer (FAE)
• Technical Support
• Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

24AA52/24LCS52

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager   Total Pages Sent _____

RE: Reader Response

From: Name _____

         Company _____

         Address _____

         City / State / ZIP / Country _____

         Telephone: (_____) _____ - _____   FAX: (_____) _____ - _____

Application (optional):

Would you like a reply?____Y ____N

Device: 24AA52/24LCS52   Literature Number: DS21166J

Questions:

1. What are the best features of this document?

     _____

     _____

2. How does this document meet your hardware and software development needs?

     _____

     _____

3. Do you find the organization of this document easy to follow? If not, why?

     _____

     _____

4. What additions to the document do you think would enhance the structure and subject?

     _____

     _____

5. What deletions from the document could be made without affecting the overall usefulness?

     _____

     _____

6. Is there any incorrect or misleading information (what and where)?

     _____

     _____

7. How would you improve this document?

     _____

     _____

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.   X   /XX   X

Device   Temperature Package Lead Finish
Range

Device:

24AA52:	=	1.8V, 2 Kbit I^{2}C Serial EEPROM
24AA52T:	=	1.8V, 2 Kbit I^{2}C Serial EEPROM (Tape and Reel)
24LCS52:	=	2.2V, 2 Kbit I^{2}C Serial EEPROM
24LCS52T:	=	2.2V, 2 Kbit I^{2}C Serial EEPROM (Tape and Reel)

Temperature Range:

| I | = | -40°C to +85°C |

Package:

P	=	Plastic DIP (300 mil body), 8-lead
SN	=	Plastic SOIC (150 mil body), 8-lead
ST	=	Plastic TSSOP (4.4 mm), 8-lead
MS	=	Plastic Micro Small Outline (MSOP), 8-lead
MC	=	Micro Lead Frame (2x3 mm body), 8-lead

Lead Finish

| Blank | = | Pb-free – Matte Tin **(see Note 1)** |
| G | = | Pb-free – Matte Tin only |

Examples:

a) 24AA52-I/P: Industrial Temperature, 1.8V, PDIP package

b) 24AA52-I/SN: Industrial Temperature, 1.8V, SOIC package

c) 24AA52T-I/MS: Tape and Reel, Industrial Temperature, 1.8V, MSOP package

d) 24LCS52-I/P: Industrial Temperature, 2.2V, PDIP package

e) 24LCS52-I/MC: Industrial Temperature, 2.2V, DFN package

f) 24LCS52T-I/MS: Tape and Reel, Industrial Temperature, 2.2V, MSOP package

Note 1: Most products manufactured after January 2005 will have a Matte Tin (Pb-free) finish. Most products manufactured before January 2005 will have a finish of approximately 63% Sn and 37% Pb (Sn/Pb).

Please visit www.microchip.com for the latest information on Pb-free conversion, including conversion date codes.

Sales and Support

Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, Real ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and Zena are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

Atlanta
Alpharetta, GA
Tel: 770-640-0034
Fax: 770-640-0307

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

San Jose
Mountain View, CA
Tel: 650-215-1444
Fax: 650-961-0286

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8676-6200
Fax: 86-28-8676-6599

China - Fuzhou
Tel: 86-591-8750-3506
Fax: 86-591-8750-3521

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Shunde
Tel: 86-757-2839-5507
Fax: 86-757-2839-5571

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7250
Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-2229-0061
Fax: 91-80-2229-0062

India - New Delhi
Tel: 91-11-5160-8631
Fax: 91-11-5160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Gumi
Tel: 82-54-473-4301
Fax: 82-54-473-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Penang
Tel: 60-4-646-8870
Fax: 60-4-646-5086

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459

Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

10/31/05