

15W,30W,50W Filter-Free Class-D Stereo Amplifier Family with AM Avoidance

Check for Samples: TPA3116D2, TPA3118D2, TPA3130D2

FEATURES

- Supports Multiple Output Configurations
 - 2×50-W into a 4-Ω BTL Load at 21 V (TPA3116D2)
 - 2×30-W into a 8-Ω BTL Load at 24 V (TPA3118D2)
 - 2×15-W into a 8-Ω BTL Load at 15 V (TPA3130D2)
- Wide Voltage Range: 4.5 V 26 V
- Efficient Class-D Operation
 - >90% Power Efficiency Combined with Low Idle Loss Greatly Reduces Heat Sink Size
 - Advanced Modulation Schemes
- Multiple Switching Frequencies
 - AM Avoidance
 - Master/Slave Synchronization
 - Up to 1.2 MHz Switching Frequency
- Feedback Power Stage Architecture with High PSRR Reduces PSU Requirements
- Programmable Power Limit
- Differential/Single-Ended Inputs
- Stereo and Mono Mode with Single Filter Mono Configuration
- Single Power Supply Reduces Component Count
- Integrated Self-Protection Circuits Including Over-Voltage, Under-Voltage, Over-Temperature, DC-Detect, and Short Circuit with Error Reporting
- Thermally Enhanced Packages
 - DAD (32-pin HTSSOP Pad-up)
 - DAP (32-pin HTSSOP Pad-down)
- –40°C to 85°C Ambient Temperature Range

APPLICATIONS

- Mini-Micro Component, Speaker Bar, Docks
- After-Market Automotive
- CRT TV
- Consumer Audio Applications


DESCRIPTION

The TPA31xxD2 series are stereo efficient, digital amplifier power stage for driving speakers up to $100W/2\Omega$ in mono. The high efficiency of the TPA3130D2 allows it to do 2x15W without external heat sink on a single layer PCB. The TPA3118D2 and can even run $2x30W/8\Omega$ without heat sink on a dual layer PCB. If even higher power is needed the TPA3116D2 does $2x50W/4\Omega$ with a small heat-sink attached to its top side PowerPad. All three devices share the same footprint enabling a single PCB to be used across different power levels.

The TPA31xxD2 advanced oscillator/PLL circuit employs a multiple switching frequency option to avoid AM interferences; this is achieved together with an option of Master/Slave option, making it possible to synchronize multiple devices.

The TPA31xxD2 devices are fully protected against faults with short-circuit protection and thermal protection as well as over-voltage, under-voltage and DC protection. Faults are reported back to the processor to prevent devices from being damaged during overload conditions.

Simplified Application Circuit



DEVICE	POWER	HTSSOP 32-PIN
TPA3130D2	2 x 15W/8Ω	Pad down (DAP)
TPA3118D2	2 x 30W/8Ω	Pad down (DAP)
TPA3116D2	2 x 50W/4Ω	Pad up (DAD)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



20

19

18

17

BSNL

□ PVCC

□ PVCC

TPA3130D2 and TPA3118D2



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

TERMINAL ASSIGNMENT

AM2

AM1 🔲

AM0 \square

SYNC 🔲

13

14

15

16

TPA3116D2

32-PIN HTSSOP PACKAGE (DAD) 32-PIN HTSSOP PACKAGE (DAP) **PACKAGE PACKAGE** (TOP VIEW) (TOP VIEW) 10 10 MODSEL □ □ PVCC MODSEL □ □ PVCC 32 32 SDZ 🖂 2 31 □ PVCC SDZ 🖂 2 31 □ PVCC FAULTZ 3 30 □ BSPR FAULTZ 3 30 BSPR RINP 🔲 29 □ OUTPR RINP 🔲 29 □ OUTPR 28 RINN 🗆 5 oxdot GND RINN 🗔 5 28 oxdot GND PLIMIT ___ 6 27 \square OUTNR PLIMIT ___ 6 27 \square OUTNR GVDD 🔲 GVDD □ 7 26 \square BSNR 7 26 \square BSNR GAIN/SLV ___ 25 GAIN/SLV ___ 8 25 8 ☐ GND □ GND Thermal Thermal PAD PAD GND □ 9 ■ BSPL GND □ 9 24 24 \square BSPL LINP 🔲 10 23 ☐ OUTPL LINP \square 10 **Bottom** 23 \coprod OUTPL Top LINN 🗆 ☐ GND LINN 🗆 □ GND 11 22 11 22 MUTE 🖂 MUTE 🖂 oxdot Outnl 12 21 oxdot Outnl 12 21

Terminal Functions

AM2

AM1 🔲

AM0 I

SYNC 🔲

13

14

15

16

20

19

18

17

BSNL

 \coprod PVCC

→ PVCC

	PIN		
NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION
1	MODSEL	I	Mode selection logic input (LOW = BD mode, HIGH = 1 SPW mode). TTL logic levels with compliance to AVCC.
2	SDZ	I	Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.
3	FAULTZ	DO	General fault reporting including Over-temp, DC Detect. Open drain. FAULTZ = High, normal operation FAULTZ = Low, fault condition
4	RINP	I	Positive audio input for right channel. Biased at 3 V.
5	RINN	I	Negative audio input for right channel. Biased at 3 V.
6	PLIMIT	I	Power limit level adjust. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.
7	GVDD	PO	Internally generated gate voltage supply. Not to be used as a supply or connected to any component other than a 1 µF X7R ceramic decoupling capacitor and the PLIMIT and GAIN/SLV resistor dividers.
8	GAIN/SLV	I	Selects Gain and selects between Master and Slave mode depending on pin voltage divider.
9	GND	G	Power Ground
10	LINP	I	Negative audio input for left channel. Biased at 3 V. Connect to GND for PBTL mode.
11	LINN	I	Positive audio input for left channel. Biased at 3 V. Connect to GND for PBTL mode.
12	MUTE	I	Mute signal for fast disable/enable of outputs (HIGH = outputs Hi-Z, LOW = outputs enabled). TTL logic levels with compliance to AVCC.
13	AM2	I	AM Avoidance Frequency Selection
14	AM1	I	AM Avoidance Frequency Selection

(1) TYPE: DO = Digital Output, I = Analog Input, G = General Ground, PBY = Power Bypass, PO = Power Output, BST = Boot Strap.




Terminal Functions (continued)

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	IYPE	DESCRIPTION
15	AM0	I	AM Avoidance Frequency Selection
16	SYNC	DIO	Clock input/output for synchronizing multiple class-D devices. Direction determined by GAIN/SLV terminal.
17	AVCC	Р	Analog Supply
18	PVCC	Р	Power supply
19	PVCC	Р	Power supply
20	BSNL	BST	Boot strap for negative left channel output, connect to 220 nF X5R, or better ceramic cap to OUTPL
21	OUTNL	PO	Negative left channel output
22	GND	G	Ground
23	OUTPL	PO	Positive left channel output
24	BSPL	BST	Boot strap for positive left channel output, connect to 220 nF X5R, or better ceramic cap to OUTNL
25	GND	G	Ground
26	BSNR	BST	Boot strap for negative right channel output, connect to 220 nF X5R, or better ceramic cap to OUTNR
27	OUTNR	PO	Negative right channel output
28	GND	G	Ground
29	OUTPR	PO	Positive right channel output
30	BSPR	BST	Boot strap for positive right channel output, connect to 220 nF X5R or better ceramic cap to OUTPR
31	PVCC	Р	Power supply
32	PVCC	Р	Power supply
33	Thermal Pad or PowerPAD	G	Connect to GND for best system performance. If not connected to GND, leave floating.



SYSTEM BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
Supply voltage, V _{CC}	PV _{CC} , AV _{CC}	-0.3 to 30	V
	INPL, INNL, INPR, INNR	-0.3 to 6.3	V
Input voltage, VI	PLIMIT, GAIN / SLV, SYNC	-0.3 to GVDD+0.3	V
	AM0, AM1, AM2, MUTE, SDZ, MODSEL	-0.3 to PVCC+0.3	V
Slew rate, maximum ⁽²⁾	AM0, AM1, AM2, MUTE, SDZ, MODSEL	10	V/msec
Operating free-air temperature	T _A	-40 to 85	°C
Operating junction temperature	range, T _J	-40 to 150	°C
Storage temperature range, T _s	g	-40 to 125	°C
Electrostatic discharge: Human body model, ESD		±2	kV
Electrostatic discharge: Charge	Electrostatic discharge: Charged device model, ESD		V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPA3130D2	TPA3118D2	TPA3116D2	
	THERMAL METRIC ⁽¹⁾	DAP 1 Layer PCB ⁽²⁾	DAP 2 Layer PCB ⁽³⁾	DAD Heatsink ⁽⁴⁾	UNITS
		32 PINS	32 PINS	32 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	36	22	14	
θ _{JCto} p	Junction-to-case (top) thermal resistance	na	na	na	
θ_{JB}	Junction-to-board thermal resistance	na	na	na	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.4	0.3	1.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	5.9	4.8	5.7	
$\theta_{JCbo} \\ t$	Junction-to-case (bottom) thermal resistance	na	na	na	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) For the PCB layout please see the TPA3130D2EVM user guide. A 1 layer 90x85mm 1oc PCB was used
- (3) For the PCB layout please see the TPA3130D2EVM user guide. A 2 layer 90x85mm 1oc PCB was used
- (4) The heat sink drawing used for the thermal model data are shown in the application section, size: 14mm wide, 50mm long, 25mm high.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	PV _{CC} , AV _{CC}	PV _{CC} , AV _{CC}			26	V
V_{IH}	High-level input voltage	AM0, AM1, AM2, MUTE, SDZ, SYNC, MODSEL		2			V
V _{IL}	Low-level input voltage	AM0, AM1, AM2, MUTE, SDZ, SYNC, MODSEL				0.8	V
V _{OL}	Low-level output voltage	FAULTZ, $R_{PULL-UP} = 100 \text{ k}\Omega$, $PV_{CC} = 26 \text{ V}$				0.8	V
I _{IH}	High-level input current	AM0, AM1, AM2, MUTE, SDZ, MODSEL (V _I = 2 V, V _{CC} = 18 V)				50	μΑ
D (DTL)		Outrot filters 1 40 old C 600 aF	TPA3116D2, TPA3118D2	3.2	4		
R _L (BTL)	Minimum load	Output filter: L = 10 µH, C = 680 nF	TPA3130D2	5.6	8		^
D (DDTI)	Impedance		TPA3116D2, TPA3118D2	1.6			Ω
R _L (PBTL)		Output filter: L = 10 μ H, C = 1 μ F		3.2	4		

⁽²⁾ $100 \text{ k}\Omega$ series resistor is needed if maximum slew rate is exceeded.



RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Lo	Output-filter Inductance	Minimum output filter inductance under short-circuit condition	1			μΗ



DC ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $AV_{CC} = PV_{CC} = 12 \text{ V}$ to 24 V, $R_L = 4 \Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vos	Class-D output offset voltage (measured differentially)	V _I = 0 V, Gain = 36 dB		1.5	15	mV	
I _{CC} Quie	Ovicement gumply gument	SDZ = 2 V, No load or filter, PV _{CC} = 12 V		20	35	A	
	Quiescent supply current	SDZ = 2 V, No load or filter, PV _{CC} = 24 V		32	50	mA	
	Quiescent supply current in shutdown	SDZ = 0.8 V, No load or filter, PV _{CC} = 12 V		<50			
I _{CC(SD)}	mode	SDZ = 0.8 V, No load or filter, PV_{CC} = 24 V		50	400	μA	
r _{DS(on)}	Drain-source on-state resistance, measured pin to pin	PV _{CC} = 21 V, I _{out} = 500 mA, T _J = 25°C		120		mΩ	
	Gain (BTL)	R1 = open, R2 = $20 \text{ k}\Omega$	19	20	21	dB dB	
_		R1 = 100 kΩ, R2 = 20 kΩ	25	26	27		
G		R1 = 100 kΩ, R2 = 39 kΩ	31	32	33		
		$R1 = 75 \text{ k}\Omega, R2 = 47 \text{ k}\Omega$	35	36	37		
		R1 = 51 k Ω , R2 = 51 k Ω	19	20	21	٩D	
_	Coin (SLV)	$R1 = 47 \text{ k}\Omega$, $R2 = 75 \text{ k}\Omega$	25	26	27	dB	
G	Gain (SLV)	R1 = 39 kΩ, R2 = 100 kΩ	31	32	33	٦D	
		R1 = 16 kΩ, R2 = 100 kΩ	35	36	37	dB	
t _{on}	Turn-on time	SDZ = 2 V		10		ms	
t _{OFF}	Turn-off time	SDZ = 0.8 V		2		μs	
GVDD	Gate drive supply	IGVDD < 200 μA	6.4	6.9	7.4	V	
Vo	Output voltage maximum under PLIMIT control	V(PLIMIT) = 2 V; V _I = 1 V _{rms}	6.75	7.90	8.75	V	

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $AV_{CC} = PV_{CC} = 12 \text{ V}$ to 24 V, $R_L = 4 \Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
KSVR	Power supply ripple rejection	200 mV _{PP} ripple at 1 kHz, Gain = 20 dB, Inputs AC-coupled to GND		-70		dB
Б	Continuous output nower	THD+N = 10%, f = 1 kHz, PV _{CC} = 14.4 V		25		W
Po	Continuous output power	THD+N = 10%, f = 1 kHz, PV _{CC} = 21 V		50		VV
THD+N	Total harmonic distortion + noise	$V_{CC} = 21 \text{ V}, f = 1 \text{ kHz}, P_O = 25 \text{ W} \text{ (half-power)}$		0.1%		
Vn	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB		65		μV
VII	Output integrated noise	20 112 to 22 ki12, A weighted inter, Gain = 20 db		-80		dBV
	Crosstalk	$V_O = 1 V_{rms}$, Gain = 20 dB, f = 1 kHz		-100		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted		102		dB
		AM2=0, AM1=0, AM0=0	376	400	424	
		AM2=0, AM1=0, AM0=1	470	500	530	
		AM2=0, AM1=1, AM0=0	564	600	636	
	Ossillator fra muse ou	AM2=0, AM1=1, AM0=1	940	1000	1060	1.1.1=
fosc	Oscillator frequency	AM2=1, AM1=0, AM0=0	1128	1200	1278	kHz
		AM2=1, AM1=0, AM0=1	Reserved			
		AM2=1, AM1=1, AM0=0			i	
		AM2=1, AM1=1, AM0=1				
	Thermal trip point			150+		°C
	Thermal hysteresis			15		°C



TYPICAL CHARACTERISTICS

f_s = 400 kHz, BD Mode (unless otherwise noted)

TOTAL HARMONIC DISTORTION +NOISE (BTL)




Figure 1.

TOTAL HARMONIC DISTORTION + NOISE (BTL)





Figure 2.

TOTAL HARMONIC DISTORTION + NOISE (BTL)



TOTAL HARMONIC DISTORTION + NOISE (BTL)




Figure 4.



f_s = 400 kHz, BD Mode (unless otherwise noted)

TOTAL HARMONIC DISTORTION + NOISE (BTL) vs FREQUENCY




Figure 5.

TOTAL HARMONIC DISTORTION + NOISE (BTL) vs OUTPUT POWER




Figure 6.

TOTAL HARMONIC DISTORTION + NOISE (BTL) vs OUTPUT POWER




Figure 7.

TOTAL HARMONIC DISTORTION + NOISE (BTL) vs OUTPUT POWER




Figure 8.



f_s = 400 kHz, BD Mode (unless otherwise noted)

TOTAL HARMONIC DISTORTION + NOISE (BTL)




Figure 9.

TOTAL HARMONIC DISTORTION + NOISE (BTL) vs




Figure 10.






Figure 11.




Figure 12.



f_s = 400 kHz, BD Mode (unless otherwise noted)




Figure 13.




Figure 14.




Figure 15.




Figure 16.



f_s = 400 kHz, BD Mode (unless otherwise noted)






Figure 17.



OUTPUT CURRENT (BTL)

Figure 18.

CROSSTALK






Figure 20.



f_s = 400 kHz, BD Mode (unless otherwise noted)

SUPPLY RIPPLE REJECTION RATIO (BTL) vs FREQUENCY




Figure 21.

TOTAL HARMONIC DISTORTION + NOISE (PBTL) vs




Figure 22.

TOTAL HARMONIC DISTORTION + NOISE (PBTL) vs




Figure 23.

MAXIMUM OUTPUT POWER (PBTL) vs SUPPLY VOLTAGE




Figure 24.



f_s = 400 kHz, BD Mode (unless otherwise noted)

POWER EFFICIENCY (PBTL) OUTPUT POWER 100 90 80 70 Power Efficiency (%) 60 50 40 30 20 Gain = 26dB $PV_{CC} = 6V$ 10 $T_A = 25^{\circ}C$ $PV_{CC} = 12V$ PV_{CC} =24V $\mathsf{R}_\mathsf{L} = 2\Omega$ 0 20 30 40 50 90 100 Output Power (W) G028

Figure 25.




Figure 26.

SUPPLY RIPPLE REJECTION RATIO (PBTL) vs FREQUENCY




Figure 27.

TOTAL HARMONIC DISTORTION + NOISE (PBTL) vs OUTPUT POWER





Figure 28.



f_s = 400 kHz, BD Mode (unless otherwise noted)

MAXIMUM OUTPUT POWER (PBTL)





DEVICE INFORMATION

TYPICAL APPLICATION




Figure 30. Schematic

A 2.1 solution, U1 TPA3116D2 in Master mode 400 kHz, BTL, gain if 20 dB, power limit not implemented. U2 in Slave, PBTL mode gain of 20dB. Inputs are connected for differential inputs.



In the following sections the TPA3116D2, TPA3118D2, and TPA3130D2 are referred to as: TPA31xxD2 family.


GAIN SETTING AND MASTER / SLAVE

The gain of the TPA31xxD2 family is set by the voltage divider connected to the GAIN/SLV control pin. Master or Slave mode is also controlled by the same pin. An internal ADC is used to detect the 8 input states. The first four stages sets the GAIN in Master mode in gains of 20, 26, 32, 36 dB respectively, while the next four stages sets the GAIN in Slave mode in gains of 20, 26, 32, 36 dB respectively. The gain setting is latched during power-up and cannot be changed while device is powered. Table 1 shows the recommended resistor values and the state and gain:

MASTER / SLAVE GAIN R1 (to GND)⁽¹⁾ R2 (to GVDD)(1) **INPUT IMPEDANCE** MODE 20 dB 60 kΩ Master $5.6 \text{ k}\Omega$ **OPEN** 26 dB $20 \ k\Omega$ 100 kΩ 30 kΩ Master Master 32 dB 39 kΩ 100 kΩ 15 kΩ 36 dB 47 kΩ 75 kΩ 9 kΩ Master Slave 20 dB 51 kΩ 51 kΩ $60 \text{ k}\Omega$ Slave 26 dB 75 kΩ 47 kΩ 30 kΩ Slave 32 dB $100 \ k\Omega$ $39 \text{ k}\Omega$ $15 \text{ k}\Omega$ Slave 36 dB 100 kΩ 16 kΩ $9 k\Omega$

Table 1. GAIN and MASTER/SLAVE

(1) Resistor tolerance should be 5% or better.



INNR

In Master mode, SYNC terminal is an output, in Slave mode, SYNC terminal is an input for a clock input. TTL logic levels with compliance to GVDD.

INPUT IMPEDANCE

The TPA31xxD2 family input stage is a fully differential input stage and the input impedance changes with the gain setting from 9 k Ω at 36 dB gain to 60 k Ω at 20 dB gain. Table 1 lists the values from min to max gain. The tolerance of the input resistor value is $\pm 20\%$ so the minimum value will be higher than 7.2 k Ω . The inputs need to be AC-coupled to minimize the output dc-offset and ensure correct ramping of the output voltages during power-ON and power-OFF. The input ac-coupling capacitor together with the input impedance forms a high-pass filter with the following cut-off frequency:

$$f = \frac{1}{2\pi Z_i C_i} \tag{1}$$

If a flat bass response is required down to 20 Hz the recommended cut-off frequency is a tenth of that, 2 Hz. Table 2 lists the recommended ac-couplings capacitors for each gain step. If a -3 dB is accepted at 20 Hz 10 times lower capacitors can used – for example, a 1 µF can be used.


Table 2. Recommended Input AC-Coupling Capacitors

GAIN	INPUT IMPEDANCE	INPUT CAPACITANCE	HIGH-PASS FILTER
20 dB	60 kΩ	1.5 µF	1.8 Hz
26 dB	30 kΩ	3.3 µF	1.6 Hz
32 dB	15 kΩ	5.6 μF	2.3 Hz



Table 2. Recommended Input AC-Coupling Capacitors (continued)

GAIN	INPUT IMPEDANCE	INPUT CAPACITANCE	HIGH-PASS FILTER
36 dB	9 kΩ	10 μF	1.8 Hz



The input capacitors used should be a type with low leakage, like quality electrolytic, tantalum or ceramic. If a polarized type is used the positive connection should face the input pins of TPA31xxD2 family are biased to 3 Vdc.

START-UP/SHUTDOWN OPERATION

The TPA31xxD2 family employs a shutdown mode of operation designed to reduce supply current (Icc) to the absolute minimum level during periods of nonuse for power conservation. The SDZ input terminal should be held high (see specification table for trip point) during normal operation when the amplifier is in use. Pulling SDZ low will put the outputs to mute and the amplifier to enter a low-current state. It is not recommended to leave SDZ unconnected, because amplifier operation would be unpredictable.

For the best power-off pop performance, place the amplifier in the shutdown mode prior to removing the power supply. The gain setting is selected at the end of the start-up cycle. At the end of the start-up cycle, the gain is selected and cannot be changed until the next power-up.

PLIMIT OPERATION

The TPA31xxD2 family has a built-in voltage limited that can be used to limit the output voltage level below the supply rail, the amplifier simply operates as if it was powered by a lower supply voltage, and thereby limits the output power. Add a resistor divider from GVDD to ground to set the voltage at the PLIMIT pin. An external reference may also be used if tighter tolerance is required. Add a 1 μ F capacitor from pin PLIMIT to ground to ensure stability.




Figure 31. POWER LIMIT Example

The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to a fixed maximum value. This limit can be thought of as a "virtual" voltage rail which is lower than the supply connected to PVCC. This "virtual" rail is approximately 4 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.



$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2 \times R_S} \right) \times V_P \right)^2}{2 \times R_L}$$
 for unclipped power (2)

Where:

R_S is the total series resistance including R_{DS(on)}, and output filter resistance.

R_I is the load resistance.

V_P is the peak amplitude

 $V_P = 4 \times PLIMIT \text{ voltage if } PLIMIT < 4 \times V_P$

 P_{OUT} (10%THD) = 1.25 x P_{OUT} (unclipped)

Table 3. POWER LIMIT Example

PV _{CC} (V)	PLIMIT VOLTAGE (V) ⁽¹⁾	R to GND	R to GVDD	OUTPUT VOLTAGE (V _{rms})
24 V	GVDD	Short	Open	17.90
24 V	3.3	45 kΩ	51 kΩ	12.67
24 V	2.25	24 kΩ	51 kΩ	9.00
12 V	GVDD	Short	Open	10.33
12 V	2.25	24 kΩ	51 kΩ	9.00
12 V	1.5	18 kΩ	68 kΩ	6.30

⁽¹⁾ PLIMIT measurements taken with EVM gain set to 26dB and input voltage set to 1V_{rms}.

GVDD SUPPLY

The GVDD Supply is used to power the gates of the output full bridge transistors. It can also be used to supply the PLIMIT and GAIN/SLV voltage dividers. Decouple GVDD with a X5R ceramic 1 μ F capacitor to GND. The GVDD supply is not intended to be used for external supply. It is recommended to limit the current consumption by using resistor voltage dividers for GAIN/SLV and PLIMIT of 100 k Ω or more.

BSPx AND BSNx CAPACITORS

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 220 nF ceramic capacitor of quality X5R or better, rated for at least 16 V, must be connected from each output to its corresponding bootstrap input. (See the application circuit diagram in Figure 30.) The bootstrap capacitors connected between the BSxx pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

DIFFERENTIAL INPUTS

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA31xxD2 family with a differential source, connect the positive lead of the audio source to the RINP or LINP input and the negative lead from the audio source to the RINN or LINN input. To use the TPA31xxD2 family with a single-ended source, ac ground the negative input through a capacitor equal in value to the input capacitor on positive and apply the audio source to either input. In a single-ended input application, the unused input should be ac grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.


The impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. This is to allow the input dc blocking capacitors to become completely charged during the 10 ms power-up time. If the input capacitors are not allowed to completely charge, there will be some additional sensitivity to component matching which can result in pop if the input components are not well matched.



MONO MODE (PBTL)

The TPA31xxD2 family can be connected in MONO mode enabling up to 100W output power. This is done by:

- Connect INPL and INNL directly to Ground (without capacitors) this sets the device in Mono mode during power up.
- Connect OUTPR and OUTNR together for the positive speaker terminal and OUTNL and OUTPL together for the negative terminal
- · Analog input signal is applied to INPR and INNR



DEVICE PROTECTION SYSTEM

The TPA31xxD2 family contains a complete set of protection circuits carefully designed to make system design efficient as well as to protect the device against any kind of permanent failures due to short circuits, overload, over temperature, and under-voltage. The FAULTZ pin will signal if an error is detected according to the fault table below:

DC DETECT PROTECTION

The TPA31xxD2 family has circuitry which will protect the speakers from DC current which might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault will be reported on the FAULT pin as a low state. The DC Detect fault will also cause the amplifier to shutdown by changing the state of the outputs to Hi-Z.

If automatic recovery from the short circuit protection latch is desired, connect the FAULTZ pin directly to the SDZ pin. This allows the FAULTZ pin function to automatically drive the SDZ pin low which clears the DC Detect protection latch.

A DC Detect Fault is issued when the output differential duty-cycle of either channel exceeds 60% for more than 420 msec at the same polarity. Table x below shows some examples of the typical DC Detect Protection threshold for several values of the supply voltage. This feature protects the speaker from large DC currents or AC currents less than 2Hz. To avoid nuisance faults due to the DC detect circuit, hold the SD pin low at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance DC detect faults.

The minimum output offset voltages required to trigger the DC detect are show in Table 4. The outputs must remain at or above the voltage listed in the table for more than 420 msec to trigger the DC detect.

Table 4. DC Detect Threshold

PV _{CC} (V)	V _{OS} - OUTPUT OFFSET VOLTAGE (V)					
4.5	0.96					
6	1.30					
12	2.60					
18	3.90					

Submit Documentation Feedback



SHORT-CIRCUIT PROTECTION 24 AND AUTOMATIC RECOVERY FEATURE 5.20

The TPA31xxD2 family has protection from over current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FAULTZ pin as a low state. The amplifier outputs are switched to a high impedance state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SDZ pin through the low state.

If automatic recovery from the short circuit protection latch is desired, connect the FAULTZ pin directly to the SDZ pin. This allows the FAULTZ pin function to automatically drive the SDZ pin low which clears the short-circuit protection latch.

THERMAL PROTECTION

Thermal protection on the TPA31xxD2 family prevents damage to the device when the internal die temperature exceeds 150°C. There is a ±15°C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal trip point, the device enters into the shutdown state and the outputs are disabled. This is a latched fault.

Thermal protection faults are reported on the FAULTZ terminal as a low state.

If automatic recovery from the thermal protection latch is desired, connect the FAULTZ pin directly to the SDZ pin. This allows the FAULTZ pin function to automatically drive the SDZ pin low which clears the thermal protection latch.

TPA3116/18/30D2 MODULATION SCHEME

The TPA31xxD2 family has the option of running in either BD modulation or 1SPW modulation; this is set by the MODSEL pin.

MODSEL = GND: BD-modulation

This is a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load with short speaker wires. Each output is switching from 0 volts to the supply voltage. The OUTPx and OUTNx are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTPx is greater than 50% and OUTNx is less than 50% for positive output voltages. The duty cycle of OUTPx is less than 50% and OUTNx is greater than 50% for negative output voltages. The voltage across the load sits at 0V throughout most of the switching period, reducing the switching current, which reduces any I²R losses in the load.




Figure 32. BD Mode Modulation

MODSEL = HIGH: 1SPW-modulation

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in THD degradation and more attention required in the output filter selection. In 1SPW mode the outputs operate at ~15% modulation during idle conditions. When an audio signal is applied one output will decrease and one will increase. The decreasing output signal will quickly rail to GND at which point all the audio modulation takes place through the rising output. The result is that only one output is switching during a majority of the audio cycle. Efficiency is improved in this mode due to the reduction of switching losses. The THD penalty in 1SPW mode is minimized by the high performance feedback loop. The resulting audio signal at each half output has a discontinuity each time the output rails to GND. This can cause ringing in the audio reconstruction filter unless care is taken in the selection of the filter components and type of filter used.






Figure 33. 1SPW Mode Modulation

EFFICIENCY: LC FILTER REQUIRED WITH THE TRADITIONAL CLASS-D MODULATION SCHEME

The main reason that the traditional class-D amplifier-based on AD modulation needs an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is 2 × VCC, and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.

The TPA3116D2 modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is VCC instead of $2 \times VCC$. As the output power increases, the pulses widen, making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not needed.



An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance but higher impedance at the switching frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.

FERRITE BEAD FILTER CONSIDERATIONS

Using the Advanced Emissions Suppression Technology in the TPA3116D2 amplifier it is possible to design a high efficiency class-D audio amplifier while minimizing interference to surrounding circuits. It is also possible to accomplish this with only a low-cost ferrite bead filter. In this case it is necessary to carefully select the ferrite bead used in the filter. One important aspect of the ferrite bead selection is the type of material used in the ferrite bead. Not all ferrite material is alike, so it is important to select a material that is effective in the 10 to 100 MHz range which is key to the operation of the class-D amplifier. Many of the specifications regulating consumer electronics have emissions limits as low as 30 MHz. It is important to use the ferrite bead filter to block radiation in the 30 MHz and above range from appearing on the speaker wires and the power supply lines which are good antennas for these signals. The impedance of the ferrite bead can be used along with a small capacitor with a value in the range of 1000 pF to reduce the frequency spectrum of the signal to an acceptable level. For best performance, the resonant frequency of the ferrite bead/ capacitor filter should be less than 10 MHz.

Also, it is important that the ferrite bead is large enough to maintain its impedance at the peak currents expected for the amplifier. Some ferrite bead manufacturers specify the bead impedance at a variety of current levels. In this case it is possible to make sure the ferrite bead maintains an adequate amount of impedance at the peak current the amplifier will see. If these specifications are not available, it is also possible to estimate the bead current handling capability by measuring the resonant frequency of the filter output at low power and at maximum power. A change of resonant frequency of less than fifty percent under this condition is desirable. Examples of ferrite beads which have been tested and work well with the TPA3116D2 include xxxx and yyy from kkkk and the zzzz from mmmmmm.

A high quality ceramic capacitor is also needed for the ferrite bead filter. A low ESR capacitor with good temperature and voltage characteristics will work best.

Additional EMC improvements may be obtained by adding snubber networks from each of the class-D outputs to ground. Suggested values for a simple RC series snubber network would be 18 Ω in series with a 330 pF capacitor although design of the snubber network is specific to every application and must be designed taking into account the parasitic reactance of the printed circuit board as well as the audio amp. Take care to evaluate the stress on the component in the snubber network especially if the amp is running at high PVCC. Also, make sure the layout of the snubber network is tight and returns directly to the GND pins on the IC.




Figure 34.



WHEN TO USE AN OUTPUT FILTER FOR EMI SUPPRESSION

The TPA3116D2 has been tested with a simple ferrite bead filter for a variety of applications including long speaker wires up to 125 cm and high power. The TPA3116D2 EVM passes FCC class-B specifications under these conditions using twisted speaker wires. The size and type of ferrite bead can be selected to meet application requirements. Also, the filter capacitor can be increased if necessary with some impact on efficiency.

There may be a few circuit instances where it is necessary to add a complete LC reconstruction filter. These circumstances might occur if there are nearby circuits which are sensitive to noise. In these cases a classic second order Butterworth filter similar to those shown in the figures below can be used.

Some systems have little power supply decoupling from the AC line but are also subject to line conducted interference (LCI) regulations. These include systems powered by "wall warts" and "power bricks." In these cases, it LC reconstruction filters can be the lowest cost means to pass LCI tests. Common mode chokes using low frequency ferrite material can also be effective at preventing line conducted interference.




Figure 35.

AM AVOIDANCE EMI REDUCTION

To reduce interference in the AM radio band, the TPA3116D2 has the ability to change the switching frequency via AM<2:0> pins. The recommended frequencies are listed in Table 5. The fundamental frequency and its second harmonic straddle the AM radio band listed. This eliminates the tones that can be present due to the switching frequency being demodulated by the AM radio.

Table 5. AM Frequencies

US	EUROPEAN				
AM FREQUENCY (kHz)	AM FREQUENCY (kHz)	SWITCHING FREQUENCY (kHz)	AM2	AM1	AM0
	522-540				
540-917	540-914	500	0	0	1
917-1125	914-1122	600 (or 400)	0	1	0
917-1125	914-1122		0	0	0
1125-1375	1122-1373	500	0	0	1
1975 1547	1272 1540	600 (or 400)	0	1	0
1375-1547	1373-1548	600 (or 400)	0	0	0
1547-1700	1548-1701	600 (07 500)	0	1	0
	1946-1701	600 (or 500)	0	0	1



PRINTED-CIRCUIT BOARD (PCB LAYOUT)

The TPA3116D2 can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the class-D switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions will help to meet EMC requirements.


- Decoupling capacitors The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC terminals as possible. Large (100 μF or greater) bulk power supply decoupling capacitors should be placed near the TPA3116D2 on the PVCC supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the IC GND pad directly for an excellent ground connection. Consider adding a small, good quality low ESR ceramic capacitor between 220 pF and 1 nF and a larger mid-frequency cap of value between 100 nF and 1 μF also of good quality to the PVCC connections at each end of the chip.
- Keep the current loop from each of the outputs through the ferrite bead and the small filter cap and back to GND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.
- Grounding The PVCC decoupling capacitors should connect to GND. All ground should be connected at the IC GND, which should be used as a central ground connection or star ground for the TPA3116D2.
- Output filter The ferrite EMI filter (see Figure 35) should be placed as close to the output terminals as
 possible for the best EMI performance. The LC filter should be placed close to the outputs. The capacitors
 used in both the ferrite and LC filters should be grounded.


For an example layout, see the TPA3116D2 Evaluation Module (TPA3116D2EVM) User Manual. Both the EVM user manual and the thermal pad application report are available on the TI Web site at http://www.ti.com.




HEAT SINK USED ON THE EVM

The heat sink (part number ATS-TI 10 OP-521-C1-R1) used on the EVM is an 14x25x50 mm extruded aluminum heat sink with three fins (see drawing below). For additional information on the heat sink, go to www.qats.com.










Figure 36. EVM Heatsink

This size heat sink has shown to be sufficient for continuous output power. The crest factor of music and having airflow will lower the requirement for the heat sink size and smaller types can be used.





4-May-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPA3116D2DAD	PREVIEW	HTSSOP	DAD	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
TPA3116D2DADR	PREVIEW	HTSSOP	DAD	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
TPA3118D2DAP	PREVIEW	HTSSOP	DAP	32	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
TPA3118D2DAPR	PREVIEW	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
TPA3130D2DAP	PREVIEW	HTSSOP	DAP	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
TPA3130D2DAPR	PREVIEW	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

4-May-2012

In no event shall TI's liabili	ty arising out of such information	exceed the total purchase	price of the TI part(s	s) at issue in this document sold b	y TI to Customer on an annual basis.

DAD (R-PDSO-G**) PowerPAD™ PLASTIC SMALL-OUTLINE (DIE DOWN) 38 PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.
- Falls within JEDEC MO-153, except 30 pin body length and JEDEC variations for top side thermal pad.

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G32)PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. Falls within JEDEC MO-153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.

DAP (R-PDSO-G32)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Insrtuments.



DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Wireless Connectivity

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors**

TI E2E Community Home Page

www.ti.com/omap

www.ti.com/wirelessconnectivity

e2e.ti.com